iED Jobs
  • Jobs
  • Companies
  • Post a Job
  • Pricing
  • Sign in
  • Sign up
  • Jobs
  • Companies
  • Post a Job
  • Pricing

Modal title

2 jobs found in lancaster

Refine Search
IC Resources
May 19, 2022
Physical Design Engineer
IC Resources Lancaster, UK
Physical Design Engineer – UK, Germany, Switzerland, or Denmark I am looking for a Physical Design Engineer to come and join my client at any 1 of their 4 sites. This is a fantastic opportunity for a Physical Design Engineer to come and join the team. My client is a start-up who already have several sites across the Globe and are looking for some experienced Physical Design Engineers to come and join the team at one of these locations. They specialise on high-speed bus transfer in wireless communications and are already challenging established tech giants within the industry. Requirements:Good understanding of RTL To GDS implementation flowExperience in TCL, Shell, Python etcExperience in tape out procedureExperience in DFT methodologiesResponsibilities would include:Timing Constraints development, timing constraints validation, signoff Static Timing Analysis and full chip & block-level timing closureSynthesis, floor-panning, place & route, clock tree synthesis, physical...
IC Resources
May 19, 2022
Physical Design Engineer
IC Resources Lancaster, UK
Physical Design Engineer – UK, Germany, Switzerland, or Denmark I am looking for a Physical Design Engineer to come and join my client at any 1 of their 4 sites. This is a fantastic opportunity for a Physical Design Engineer to come and join the team. My client is a start-up who already have several sites across the Globe and are looking for some experienced Physical Design Engineers to come and join the team at one of these locations. They specialise on high-speed bus transfer in wireless communications and are already challenging established tech giants within the industry. Requirements:Good understanding of RTL To GDS implementation flowExperience in TCL, Shell, Python etcExperience in tape out procedureExperience in DFT methodologiesResponsibilities would include:Timing Constraints development, timing constraints validation, signoff Static Timing Analysis and full chip & block-level timing closureSynthesis, floor-panning, place & route, clock tree synthesis, physical...
  • Home
  • Contact
  • About Us
  • Terms & Conditions
  • Employer
  • Post a Job
  • Sign in
  • Job Seeker
  • Find Jobs
  • Create CV
  • Sign in
  • Facebook
  • Twitter
  • Instagram
  • LinkedIn
© 2008-2022 Created by Syon Media Ltd